Notice of References Cited

Application/Control No.

10/749,694

Examiner

Nathan Bloom

Applicant(s)/Patent Under
Reexamination
GORINEVSKY, DIMITRY

Art Unit
Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-		·	
	اد	US-			
	Σ	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					·
	α					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*	Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)	
	U	Hosagrahar V. Jagadish et al., "Array Architectures for Iterative Algorithms", Proceedings of the IEEE, Vol. 75, NO. 9, Sept. 1987
	٧	J. Greg Nash et al., "VLSI Implementation of a Linear Systolic Array", Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP '85, Vol. 10, 1985
	w	S.A. Amin et al., Acoustics, "PVM Implementations for Low-level Image Processing Systolic Array Designs", Proceedings of the EuroPVM95 Conference, Lyon, France, May 1995
	×	Richard Hughey, "Programming Systolic Arrays", IEEE Computer Society, Int. Conf. Proceedings Application-Specific Array Processors Aug. 4-7 1992

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.